



07/01/97

12

770-101

EM025334588 A

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

priority Application Serial No. 08/582,385
 priority Filing Date January 3, 1996
 Inventor G. Sandhu
 Assignee Micron Technology, Inc.
 priority Group Art Unit 2109
 Examiner unknown
 Attorney's Docket No. MI22-713
 Title: Capacitor Constructions (As amended)

PTO TRANSMITTAL LETTER
(Divisional Application Under Rule 1.60(b))

To: Box PATENT APPLICATION
 Assistant Commissioner for Patents
 Washington, D.C. 20231

From: Wells, St. John, Roberts
 Gregory & Matkin P.S.
 601 W. First Avenue, Suite 1300
 Spokane, WA 99204-0317
 Telephone: (509) 624-4276
 Fax: (509) 838-3424

Enclosed are:

1. Return Postcard Receipt;
2. A check in the amount of \$770;
3. PTO Transmittal letter;
4. Request for Divisional Application under Rule 1.60(b) (incl. copy of parent application comprising Title page, plus 28 total pages specification, claims and abstract; drawings (Figs. 1-22) and declaration).
5. 12 sheets of formal drawings.
6. Preliminary Amendment.
7. Information Disclosure Statement including PTO-1449.

The Commissioner is hereby authorized to charge payment of fees or credit overpayments to Deposit Account No. 23-0925 in connection with: any patent application processing fees under 37 CFR 1.17; and any additional filing fees under 37 CFR 1.16 for the presentation of extra claims.

Respectfully submitted,

Date: 7/1/97

By: David G. Latwesen
 Title: Attorney/Agent for Applicant
 David G. Latwesen, Ph.D.
 Reg. No.: 38,533

CALCULATION OF TOTAL FEES DUE						
CLAIMS FEES	Number Filed (Col. 1)	No. Extra (Col. 2)	Small Entity		Large Entity	
			Rate (\$)	Fee (\$)	Rate (\$)	Fee (\$)
Basic Fee				385		770
Total Claims	3 - 20 =	0	x 11 =		x 22 =	0
Indep. Claims	2 - 3 =	0	x 40 =	0	x 80 =	0
<input type="checkbox"/> Multiple dependent claim presented *If the difference in Col. 1 is less than zero, enter "0" in Col. 2			x 130 =		x 260 =	
TOTAL APPLICATION FEES						770
An extension of a shortened statutory time for response under 37 CFR 1.136(a) is requested as indicated below or as necessary to maintain the pendency of the <u>priority</u> application						
Extension Fees		1 Month	\$ 55.00		\$ 110.00	
		2 Months	195.00		390.00	
		3 Months	465.00		930.00	
		4 Months	735.00		1,470.00	
Any Other Fees:						
<input type="checkbox"/> Assignment Recording Fee (Recordation Form Cover Sheet included)						
TOTAL FEES SUBMITTED						770

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

priority Application Serial No. 08/582,385
 priority Filing Date January 3, 1996
 Inventor G. Sandhu
 Assignee Micron Technology, Inc.
 priority Group Art Unit 2109
 Examiner unknown
 Attorney's Docket No. MI22-713
 Title: Capacitor Constructions (As amended)

REQUEST FOR DIVISIONAL APPLICATION UNDER RULE 1.60(b)

To: Box Patent Application
 Assistant Commissioner for Patents
 Washington, D.C. 20231

From: David G. Latwesen, Ph.D. (Tel. 509-624-4276; Fax 509-838-3424)
 Wells, St. John, Roberts, Gregory & Matkin P.S.
 601 W. First Avenue, Suite 1300
 Spokane, WA 99204-0317

Sir:

This is a request for filing a divisional application under 37 CFR
 §1.60(b) of prior application Serial No. 08/582,385, filed on January 3,
 1996, entitled "Capacitor Constructions (As Amended)" by the following
 named inventors: Gurtej S. Sandhu, 2964 E. Parkriver Drive, Boise, ID
 83706; and Pierre C. Fazan, Riant Coin 32 1093 LA, Conversion,
 Switzerland SC208.

No abandonment or termination of proceedings has occurred in the
 above-identified prior application.

The above identified prior application is a complete application as
 set forth in 37 CFR §1.51(a).

[X] 1. A Preliminary Amendment is enclosed.

- 1 [X] 2. The filing fee of \$770 is enclosed calculated on the basis
2 of the claims existing in the prior application as presently
3 amended.
- 4 [X] 3. The Commissioner is hereby authorized to charge fees
5 under 37 CFR §1.16 and §1.17 associated with this
6 communication, or credit any overpayment to Deposit
7 Account No. 23-0925.
- 8 [X] 4. The Commissioner is hereby authorized to charge payment
9 of the following fees during pendency of this application
10 or credit any overpayment to Deposit Account No. 23-
11 0925; any patent application processing fees under
12 37 CFR §1.17; any filing fees under 37 CFR §1.16 for
13 presentation of additional claims.
- 14 [X] 5. The filing date of pending application Serial No.
15 08/582,385 is hereby claimed under 35 U.S.C. §120.
- 16 [X] 6. The prior application is assigned of record to Micron
17 Technology, Inc. Such assignment is effective for this
18 application, and is recorded starting at Reel 7828, Frame
19 0461.
- 20 [X] 7. The power of attorney in the prior application appoints
21 the following attorneys and agents for which authority is
22 still effective: Richard J. St. John, Reg. No. 19,363;
23 David P. Roberts, Reg. No. 23,032; Randy A. Gregory,
24 Reg. No. 30,386; Mark S. Matkin, Reg. No. 32,268;

James L. Price, Reg. No. 27,376; Deepak Malhotra, Reg. No. 33,560; Mark W. Hendricksen, Reg. No. 32,356; David G. Latwesen, Reg. No. 38,533; George G. Grigel, Reg. No. 31,166; Keith D. Gzelak, Reg. No. 37,144; and John S. Reid, Reg. No. 36,369.

[X] 8. Information Disclosure Statement with form PTO-1449 is enclosed.

Address all future correspondence to: WELLS, ST. JOHN, ROBERTS, GREGORY & MATKIN P.S., 601 W. First Avenue, Suite 1300, Spokane, WA 99204-0317. Direct telephone calls to: David G. Latwesen (509) 624-4276.

The undersigned states that a true copy of the prior complete application as filed is enclosed, including the specification, claims, drawings, oath or declaration showing applicant's signature, and any amendments referred to in the oath or declaration to complete the prior application.

Respectfully submitted,

Dated:

7/1/97

By:



David G. Latwesen, Ph.D.
Reg. No. 38,533

Attorneys for Applicant

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

priority Application Serial No. 08/582,385
 priority Filing Date January 3, 1996
 Inventor G. Sandhu
 Assignee Micron Technology, Inc.
 priority Group Art Unit 2109
 Examiner unknown
 Attorney's Docket No. MI22-713
 Title: Capacitor Constructions (As amended)

PRELIMINARY AMENDMENT

To: Assistant Commissioner for Patents
 Washington, D.C. 20231

 From: David G. Latwesen (Tel. 509-624-4276; Fax 509-838-3424)
 Wells, St. John, Roberts, Gregory & Matkin P.S.
 601 W. First Avenue, Suite 1300
 Spokane, WA 99204-0317

AMENDMENTSIn the Specification

Replace the title with --Capacitor Constructions--.

At page 1, before the "Technical Field" section, insert

--RELATED PATENT DATA

This patent resulted from a divisional application of United States
 Patent Application Serial No. 08/582,385, which was filed January 3,
 1996, titled "Capacitor Constructions", and listed the inventors as Gurtej
 Sandhu and Pierre C. Fazan.--

Amended Claims

Cancel claims 1-42.

REMARKS

Claims 1-42 are canceled, leaving claims 43-45 pending in the application. Applicant requests examination of claims 43-45.

Respectfully submitted,

Dated:

2/11/97

By:

David G. Latwesen

David G. Latwesen, Ph.D.

Reg. No. 38,533

5M477159528

EM025334588

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

**Method Of Forming A Capacitor And A Capacitor
Construction**

* * * * *

INVENTORS:

**Gurtej Sandhu
Pierre C. Fazan**

ATTORNEY'S DOCKET NO. MI22-415

0886333-070497

1 **TECHNICAL FIELD**

2 This invention relates generally to capacitor formation in
3 semiconductor wafer processing, and to resultant capacitor constructions.
4
5

6 **BACKGROUND OF THE INVENTION**

7 As DRAMs increase in memory cell density, there is a continuing
8 challenge to maintain sufficiently high storage capacitance despite
9 decreasing cell area. Additionally, there is a continuing goal to further
10 decrease cell area.

11 The principal way of increasing cell capacitance is through cell
12 structure techniques. Such techniques include three-dimensional cell
13 capacitors, such as trenching or stacked capacitors. This invention
14 concerns stacked capacitor cell constructions, including what are
15 commonly known as crown or cylindrical container stacked capacitors.
16
17

18 **BRIEF DESCRIPTION OF THE DRAWINGS**

19 Preferred embodiments of the invention are described below with
20 reference to the following accompanying drawings.

21 Fig. 1 is a diagrammatic sectional view of a semiconductor wafer
22 fragment at one processing step in accordance with the invention.

23 Fig. 2 is a view of the Fig. 1 wafer fragment at a processing
24 step subsequent to that shown by Fig. 1.

0886388-070197

1 Fig. 3 is a view of the Fig. 1 wafer fragment at a processing
2 step subsequent to that shown by Fig. 2.

3 Fig. 4 is a view of the Fig. 1 wafer fragment at a processing
4 step subsequent to that shown by Fig. 3.

5 Fig. 5 is a view of the Fig. 1 wafer fragment at a processing
6 step subsequent to that shown by Fig. 4.

7 Fig. 6 is a view of the Fig. 1 wafer fragment at a processing
8 step subsequent to that shown by Fig. 5.

9 Fig. 7 is a view of the Fig. 1 wafer fragment at a processing
10 step subsequent to that shown by Fig. 6.

11 Fig. 8 is a view of the Fig. 1 wafer fragment at a processing
12 step subsequent to that shown by Fig. 7.

13 Fig. 9 is a view of the Fig. 1 wafer fragment at a processing
14 step subsequent to that shown by Fig. 8.

15 Fig. 10 is a view of the Fig. 1 wafer fragment at a processing
16 step subsequent to that shown by Fig. 9.

17 Fig. 11 is a view of the Fig. 1 wafer fragment at a processing
18 step subsequent to that shown by Fig. 10.

19 Fig. 12 is a view of the Fig. 1 wafer fragment at a processing
20 step subsequent to that shown by Fig. 11.

21 Fig. 13 is a diagrammatic sectional view of an alternate
22 embodiment semiconductor wafer fragment at a processing step in
23 accordance with the invention.
24

1 Fig. 14 is a view of the Fig. 13 wafer fragment at a processing
2 step subsequent to that shown by Fig. 13.

3 Fig. 15 is a view of the Fig. 13 wafer fragment at a processing
4 step subsequent to that shown by Fig. 14.

5 Fig. 16 is a view of the Fig. 13 wafer fragment at a processing
6 step subsequent to that shown by Fig. 15.

7 Fig. 17 is a diagrammatic sectional view of another alternate
8 embodiment semiconductor wafer fragment at a processing step in
9 accordance with the invention.

10 Fig. 18 is a view of the Fig. 17 wafer fragment at a processing
11 step subsequent to that shown by Fig. 17.

12 Fig. 19 is a view of the Fig. 17 wafer fragment at a processing
13 step subsequent to that shown by Fig. 18.

14 Fig. 20 is a view of the Fig. 17 wafer fragment at a processing
15 step subsequent to that shown by Fig. 19.

16 Fig. 21 is a view of the Fig. 17 wafer fragment at a processing
17 step subsequent to that shown by Fig. 20.

18 Fig. 22 is a diagrammatic sectional view of yet another alternate
19 embodiment semiconductor wafer fragment at a processing step in
20 accordance with the invention.

1 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

2 This disclosure of the invention is submitted in furtherance of the
3 constitutional purposes of the U.S. Patent Laws "to promote the
4 progress of science and useful arts" (Article 1, Section 8).

5 In accordance with one aspect of the invention, a method of
6 forming a capacitor comprises the following steps:

7 providing a node to which electrical connection to a first capacitor
8 plate is to be made;

9 after providing the node, providing a finned lower capacitor plate
10 in ohmic electrical connection with the node using no more than one
11 photomasking step; and

12 providing a capacitor dielectric layer and a conductive second
13 capacitor plate layer over the conductive layer.

14 In accordance with another aspect of the invention, a method of
15 forming a capacitor comprises the following steps:

16 providing a node to which electrical connection to a first capacitor
17 plate is to be made;

18 providing a layer of conductive material outwardly of the node;

19 providing a first masking layer over the conductive material layer;

20 etching a first opening into the first masking layer over the node;

21 providing a second masking layer over the first masking layer to
22 a thickness which less than completely fills the first opening;

23 anisotropically etching the second masking layer to define a spacer
24 received laterally within the first opening and thereby defining a second

opening relative to the first masking layer which is smaller than the first opening;

after anisotropically etching the second masking layer, etching unmasked first masking layer material away;

after anisotropically etching the second masking layer, etching through the conductive material layer to extend the second opening to the node, the node and conductive layer being electrically isolated from one another after the conductive material layer etching;

plugging the extended second opening with an electrically conductive plugging material, the plugging material electrically interconnecting the node and conductive layer; and

providing a capacitor dielectric layer and a conductive second capacitor plate layer over the conductive layer.

Referring to Fig. 1, a semiconductor wafer fragment in process is indicated generally with reference numeral 10. Such comprises a bulk monocrystalline silicon substrate 12 having diffusion regions 13, 14, 15 provided therein. A pair of word lines 16 and 17 are provided as shown. Such comprise a gate oxide region 18, a polysilicon conductive region 19, a higher conductivity silicide region 20, and an electrically insulative oxide or nitride cap 21. An etch stop layer 22 is provided, to an example thickness of 500 Angstroms. A preferred material for layer 22 is Si_3N_4 , the optional use of which will be apparent subsequently.

1 Referring to Fig. 2, an insulating dielectric layer 24 is provided
2 over etch stop layer 22. Such is planarized, and a storage node
3 contact 25 opened therethrough to outwardly expose diffusion region 14.

4 Referring to Fig. 3, a layer of conductive material is deposited
5 and planarized back relative to oxide layer 24 to define a pillar 26
6 which projects from diffusion region 14 provided in bulk semiconductive
7 substrate 12. For purposes of the continuing discussion, pillar 26
8 comprises an outer surface 28 which constitutes a node to which
9 electrical connection to a first capacitor plate is to be made. An
10 example preferred plugging material 26 is conductively doped polysilicon.

11 Referring to Fig. 4, a plurality of alternating first layers 30 and
12 second layers 32 are provided outwardly relative to node 28. Example
13 and preferred thicknesses for layers 30 and 32 are from 200 Angstroms
14 to 700 Angstroms. The material of first layers 30 is chosen to be
15 selectively etchable relative to node 28, and also to material of second
16 layer 32. An example and preferred material for layers 30 is undoped
17 SiO₂ deposited by decomposition of tetraethylorthosilicate (TEOS).
18 Second layer material 32 is chosen to be selectively etchable relative to
19 first layer material 30 and also be electrically conductive. An example
20 and preferred material for layer 32 is conductively doped polysilicon,
21 with the material of layer 32 and plugging material 26 in the preferred
22 embodiment thereby constituting the same material. Further, the first
23 layer material 30 is preferably entirely sacrificial, but nevertheless
24 preferably constitutes an electrically insulative material. The alternating

1 stack of first and second layers 30 and 32 are shown as terminating in
2 an upper layer 30, although an upper layer 32 could ultimately be
3 provided.

4 Referring to Fig. 5, a first masking layer 34 is provided over the
5 alternating layers 30 and 32, and thus over and outwardly relative to
6 second layer material 32. In the described and preferred embodiment
7 a plurality of alternating layers 30 and 32 are provided for production
8 of a multi-finned capacitor construction as will be apparent subsequently.
9 In accordance with one alternate aspect of the invention, only a single
10 first layer 30 and a single second layer 32 might be utilized. A first
11 opening 35 is etched into first masking layer 34 over node 28. An
12 example and preferred material for layer 34 is a doped oxide deposited
13 to an example thickness of 2,000 Angstroms.

14 Referring to Fig. 6, a second masking layer 36 is provided over
15 first masking layer 34 to a thickness which less than completely fills
16 first opening 35. An example and preferred material for layer 36 is
17 Si_3N_4 .

18 Referring to Fig. 7, second masking layer 36 is anisotropically
19 etched to define a spacer 38 received laterally within first opening 35,
20 and thereby defining a second opening 39 relative to first masking
21 layer 34 which is smaller than first opening 35.

22 Referring to Fig. 8, unmasked first layer material 34 has been
23 etched away. An example etch for stripping layer 34 where it
24 comprises borophosphosilicate glass (BPSG), layer 30 comprises undoped

1 SiO₂ and spacer 38 comprises Si₃N₄ comprises a wet etch with a HF
2 solution.

3 Referring to Fig. 9, and with spacer 38 in place, the alternating
4 layers 30 and 32 are etched as shown to define a desired outline (as
5 will be apparent subsequently) of a first capacitor plate and to extend
6 second opening 39 through such alternating layers to node 28. Such
7 etching is preferably conducted for both layers to be highly anisotropic
8 as shown and conducted such that each alternating etch is selective
9 relative to the immediate underlying layer. During such collective
10 etching, spacer 38 constitutes an etching mask. Where spacer 38
11 comprises Si₃N₄, layers 30 comprise undoped SiO₂, and layers 32
12 comprise conductively doped polysilicon, an example etch which will
13 remove such oxide selectively relative to the nitride and polysilicon is
14 using a fluorine and hydrocarbon plasma chemistry which is preferably
15 carbon rich. For the same materials, an example etch which will
16 anisotropically and selectively remove polysilicon of layer 32
17 anisotropically and selectively relative to nitride and SiO₂ is chlorine
18 and HBr plasma.

19 Such etching effectively defines the illustrated etched layers 32 to
20 constitute a plurality of laterally projecting electrically conductive first
21 capacitor plate fins. The illustrated etch stopping effect relative to
22 insulating layer 24 will not occur where the material of first layers 30
23 and layer 24 are the same, but will occur where the etch characteristics
24

of layers 30 and 24 can be conducted differently relative to one another.

Referring to Fig. 10, spacer 38 has been etched away, and an electrically conductive plugging material 44 provided within second opening 39. Accordingly, plugging material 44 electrically interconnects node 28 with the illustrated plurality of second layers/fins 32. An example and preferred technique for providing such layer is to deposit a polycrystalline layer to fill the void and subsequently conduct an anisotropic polycrystalline etch selective to oxide using chlorine and HBr plasma chemistry. Thus in a most preferred embodiment, the material of node 28, plugging material 44 and second layer material 32 all constitute the same material.

Referring to Fig. 11, first layer material 30 is selectively isotropically etched relative to second layer material 32. Preferably, the material of layers 30 and 24 constitutes the same material such that etching of layer 24 also occurs, with etch stop layer 22 acting as an etch stop relative to the word lines and bulk substrate as shown. Where layers 24 and 30 constitute undoped SiO_2 , an example etching chemistry is an HF solution. The preferred result is the illustrated multi, horizontally finned lower capacitor plate 50 which is effectively in ohmic electrical connection relative the node 28.

Referring to Fig. 12, a capacitor dielectric layer 52 and a subsequent electrically conductive second capacitor plate layer 54 are provided over the illustrated conductive second layers/fins 32 of first

capacitor plate 50. This constitutes but one example of forming a capacitor utilizing no more than one photomasking step in producing a finned (preferably multi finned) lower capacitor plate in ohmic electrical connection after providing a node for connection thereto.

In contradistinction to the prior art, only one photomasking step (that to form first opening 35) has been utilized to define all of first capacitor plate 50 between the step of providing node 28 and subsequent steps wherein capacitor dielectric and second conductive plates are provided. Further, the stem/plug 44 diameter can be provided to be less than the minimum photolithographic feature size/dimension due to the maskless anisotropic etch by which the void for the plug is formed. Thus, more of the available capacitor volume can be consumed by surface-area-enhancing fins than from the stem or plug 44.

An example alternate embodiment is described with reference to Figs. 13-16. Like numerals from the first described embodiment are utilized where appropriate, with differences being indicated by the suffix "a" or with different numerals. Fig. 13 illustrates a wafer fragment 10a at a processing step immediately subsequent to that depicted by Fig. 8 in the first described embodiment. Here, a third masking layer 60 is provided over spacer 38. Layer 60 can be the same as or different from the material of layer 38.

1 Referring to Fig. 14, third masking layer 60 is anisotropically
2 etched to form a secondary spacer 62 laterally outward of first stated
3 spacer 38.

4 Referring to Fig. 15, spacers 62 and 38 are used collectively as
5 an etching mask during the second and first layer etchings to produce
6 the modified construction which extends considerably further laterally
7 outward beyond the boundaries of the first described embodiment
8 capacitor. The same above example etch chemistries can be utilized for
9 effecting the Fig. 15 etch construction where layer 62 comprises BPSG.

10 Referring to Fig. 16, spacers 62 and 38 etched away, polysilicon
11 plugging material 44 is provided, and first layers 30 are isotropically
12 etched, thus resulting in the modified illustrated first capacitor plate
13 construction 50a.

14 The above described alternate processing enables placement of
15 adjacent capacitors of a DRAM array closer to one another than the
16 minimum available photolithographic feature size. Prior art processing
17 typically provides the closest spacing between adjacent capacitor edges
18 as being the minimum available photolithographic feature width. In
19 accordance with the above described alternate preferred embodiment,
20 closer placement of such capacitor edges may be possible due to the
21 outer capacitor plate edge being defined by a photolithographic feature
22 at its minimum feature. Accordingly, the mask utilized to produce the
23 mask opening which produces the first corresponding opening of the
24 adjacent capacitor can be placed closer to the edge of the adjacent

1 opening of the described and illustrated capacitor. Such is shown by
2 way of example in Fig. 22 with respect to a wafer fragment 10c. A
3 pair of finned capacitors 50a and 50c are shown separated by a spacing
4 "s", which can be less than the minimum available photolithographic
5 feature size.

6 Yet another alternate embodiment method is described with
7 reference to Figs. 17 - 21. Like numerals from the first described
8 embodiment are utilized where appropriate, with differences being
9 indicated by the suffix "b" or with different numerals. Fig. 17 is the
10 same as Fig. 6, but for provision of an additional masking layer 70
11 over first masking layer 34. Layer 70 is preferably provided where
12 layers 30 and 34 constitute the same material, as will be apparent from
13 Fig. 18. As there shown, anisotropic etching of second masking
14 layer 36 has occurred to form second opening 39, with subsequent
15 etching of layers 30 and 32 having been conducted to extend such
16 opening to node 28. During such extension etching, layer 34 remains
17 in place with additional masking layer 70 restricting etching of layer 34
18 while layers 30 are being etched.

19 Referring to Fig. 19, a conductive plugging layer 44b is deposited.
20 Referring to Fig. 20, layer 44b is etched or planarized back as shown,
21 and masking layers 70 and 34 also etched. Referring to Fig. 21,
22 layers 30 and 32 are etched to define the capacitor outline, with
23 plugging material 44b also being etched in the process where it is
24 provided to be the same material as layers 32. Thus in this described

embodiment, the unmasked first masking layer is etched after extending the second opening to the node where in the first described embodiment it is conducted before.

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.

1 CLAIMS:

2 1. A method of forming a capacitor comprising the following
3 steps:

4 providing a node to which electrical connection to a first capacitor
5 plate is to be made;

6 providing a first layer of material over the node, the first layer
7 of material being selectively etchable relative to the node;

8 providing a second layer of material over the first layer, the
9 second layer of material being selectively etchable relative to the first
10 layer of material and being electrically conductive;

11 providing a first masking layer over the second layer of material;

12 etching a first opening into the first masking layer over the node;

13 providing a second masking layer over the first masking layer to
14 a thickness which less than completely fills the first opening;

15 anisotropically etching the second masking layer to define a spacer
16 received laterally within the first opening and thereby defining a second
17 opening relative to the first masking layer which is smaller than the
18 first opening;

19 after anisotropically etching the second masking layer, etching
20 unmasked first masking layer material away;

21 after anisotropically etching the second masking layer, selectively
22 anisotropically etching the second layer of material relative to the first
23 layer of material;

1 after etching the second layer material, selectively etching the first
2 layer of material relative to the node to effectively extend the second
3 opening to the node and define an outline of the first capacitor plate
4 using the spacer as an etching mask;

5 plugging the extended second opening with an electrically
6 conductive plugging material, the plugging material electrically
7 interconnecting the node and second layer;

8 after extending the second opening to the node, selectively
9 isotropically etching the first layer material relative to the second layer
10 material; and

11 providing a capacitor dielectric layer and a conductive second
12 capacitor plate layer over the conductive second layer.

13
14 2. The method of forming a capacitor of claim 1 wherein the
15 first opening is provided to have a minimum opening width equal to
16 the minimum capable photolithographic feature dimension at the time
17 of fabrication, the second opening thereby having a minimum opening
18 width which is less than the minimum capable photolithographic feature
19 dimension at the time of fabrication, the resultant plugging material
20 plugging the second opening thereby having a minimum width which is
21 less than the minimum capable photolithographic feature dimension at
22 the time of fabrication.

1 3. The method of forming a capacitor of claim 1 wherein the
2 unmasked first masking layer is etched before extending the second
3 opening to the node.

4
5 4. The method of forming a capacitor of claim 1 wherein the
6 unmasked first masking layer is etched after extending the second
7 opening to the node.

8
9 5. The method of forming a capacitor of claim 1 wherein only
10 one photomasking step is utilized to define the first capacitor plate
11 between the step of providing the node and the step of providing the
12 capacitor dielectric layer.

13
14 6. The method of forming a capacitor of claim 1 wherein the
15 node comprises an outer surface of a pillar which projects from a
16 diffusion region provided in a bulk semiconductive substrate.

17
18 7. The method of forming a capacitor of claim 1 wherein the
19 first layer is electrically insulative.

20
21 8. The method of forming a capacitor of claim 1 wherein the
22 first layer predominately comprises SiO_2 .

1 9. The method of forming a capacitor of claim 1 wherein the
2 second layer material constitutes the same material as that of the node.

3
4 10. The method of forming a capacitor of claim 1 wherein the
5 plugging material, the node and the second layer of material all
6 constitute the same material.

7
8 11. The method of forming a capacitor of claim 1 wherein the
9 second masking material comprises Si_3N_4 .

10
11 12. The method of forming a capacitor of claim 1 further
12 comprising after selectively etching the first layer, etching the spacer
13 away.

14
15 13. The method of forming a capacitor of claim 1 wherein the
16 step of selectively etching the first layer comprises anisotropically etching
17 the first layer.

18
19 14. The method of forming a capacitor of claim 1 wherein,
20 the node comprises an outer surface of a pillar which projects
21 from a diffusion region provided in a bulk semiconductive substrate; and
22 the first layer is electrically insulative.

15. The method of forming a capacitor of claim 1 wherein,
the node comprises an outer surface of a pillar which projects
from a diffusion region provided in a bulk semiconductive substrate;
the first layer is electrically insulative; and
further comprising after selectively etching the first layer, etching
the spacer away.

16. The method of forming a capacitor of claim 1 wherein,
the node comprises an outer surface of a pillar which projects
from a diffusion region provided in a bulk semiconductive substrate;
the first layer is electrically insulative;
further comprising after selectively etching the first layer, etching
the spacer away; and
wherein the plugging material, the node and the second layer of
material all constitute the same material.

1 17. The method of forming a capacitor of claim 1 comprising
2 etching the first masking layer away before anisotropically etching the
3 second layer material, and then further comprising:

4 providing a third masking layer over the spacer;

5 anisotropically etching the third masking layer to form a secondary
6 spacer laterally outward of the first stated spacer; and

7 using said spacers collectively as an etching mask during the
8 second and first layer etchings.

9
10 18. The method of forming a capacitor of claim 17 further
11 comprising forming at least two of said capacitors, the two capacitors
12 being adjacent one another and having a minimum spacing from one
13 another which is less than the minimum capable photolithographic
14 feature dimension at the time of fabrication.

1 19. The method of forming a capacitor of claim 1 further
2 comprising providing a plurality of alternating of the first and second
3 layers outwardly relative to the node, and providing the first and second
4 masking layers and first and second openings outwardly thereof;

5 the method further comprising alternately anisotropically etching
6 the respective second and first layers to extend the second opening
7 therethrough to the node; and

8 the step of isotropically etching the first layer material relative to
9 the second layer material defining a plurality of laterally projecting
10 electrically conductive second layer fins.

11
12 20. The method of forming a capacitor of claim 19 wherein only
13 one photomasking step is utilized to define the first capacitor plate
14 between the step of providing the node and the step of providing the
15 capacitor dielectric layer.

16
17 21. The method of forming a capacitor of claim 19 wherein the
18 node comprises an outer surface of a pillar which projects from a
19 diffusion region provided in a bulk semiconductive substrate.

20
21 22. The method of forming a capacitor of claim 19 wherein the
22 first layer is electrically insulative.

1 23. The method of forming a capacitor of claim 19 wherein the
2 plugging material, the node and the second layer material all constitute
3 the same material.

4
5 24. The method of forming a capacitor of claim 19 further
6 comprising after selectively etching the first layer, etching the spacer
7 away.

8
9 25. The method of forming a capacitor of claim 19 comprising
10 etching the first masking layer away before anisotropically etching the
11 second layer material, and then further comprising:

12 providing a third masking layer over the spacer;

13 anisotropically etching the third masking layer to form a secondary
14 spacer laterally outward of the first stated spacer; and

15 using said spacers collectively as an etching mask during the
16 second and first layer etchings.

17
18 26. The method of forming a capacitor of claim 19 wherein,
19 the node comprises an outer surface of a pillar which projects
20 from a diffusion region provided in a bulk semiconductive substrate; and
21 the first layer is electrically insulative.

1 27. The method of forming a capacitor of claim 19 wherein,
2 the node comprises an outer surface of a pillar which projects
3 from a diffusion region provided in a bulk semiconductive substrate;
4 the first layer is electrically insulative; and
5 further comprising after selectively etching the first layer, etching
6 the spacer away.

7
8 28. The method of forming a capacitor of claim 19 wherein,
9 the node comprises an outer surface of a pillar which projects
10 from a diffusion region provided in a bulk semiconductive substrate;
11 the first layer is electrically insulative;
12 further comprising after selectively etching the first layer, etching
13 the spacer away; and

14 wherein the plugging material, the node and the second layer of
15 material all constitute the same material.
16

17 29. A capacitor produced according to the method of claim 1.
18
19
20
21
22
23
24

1 30. A method of forming a capacitor comprising the following
2 steps:

3 providing a node to which electrical connection to a first capacitor
4 plate is to be made;

5 providing a layer of conductive material outwardly of the node;

6 providing a first masking layer over the conductive material layer;

7 etching a first opening into the first masking layer over the node;

8 providing a second masking layer over the first masking layer to
9 a thickness which less than completely fills the first opening;

10 anisotropically etching the second masking layer to define a spacer
11 received laterally within the first opening and thereby defining a second
12 opening relative to the first masking layer which is smaller than the
13 first opening;

14 after anisotropically etching the second masking layer, etching
15 unmasked first masking layer material away;

16 after anisotropically etching the second masking layer, etching
17 through the conductive material layer to extend the second opening to
18 the node, the node and conductive layer being electrically isolated from
19 one another after the conductive material layer etching;

20 plugging the extended second opening with an electrically
21 conductive plugging material, the plugging material electrically
22 interconnecting the node and conductive layer; and

23 providing a capacitor dielectric layer and a conductive second
24 capacitor plate layer over the conductive layer.

1 31. The method of forming a capacitor of claim 30 wherein the
2 first opening is provided to have a minimum opening width equal to
3 the minimum capable photolithographic feature dimension at the time
4 of fabrication, the second opening thereby having a minimum opening
5 width which is less than the minimum capable photolithographic feature
6 dimension at the time of fabrication, the resultant plugging material
7 plugging the second opening thereby having a minimum width which is
8 less than the minimum capable photolithographic feature dimension at
9 the time of fabrication.

10
11 32. The method of forming a capacitor of claim 30 wherein only
12 one photomasking step is utilized to define the first capacitor plate
13 between the step of providing the node and the step of providing the
14 capacitor dielectric layer.

15
16 33. The method of forming a capacitor of claim 30 wherein the
17 node comprises an outer surface of a pillar which projects from a
18 diffusion region provided in a bulk semiconductive substrate.

19
20 34. The method of forming a capacitor of claim 30 wherein the
21 conductive material layer constitutes the same material as that of the
22 node.

1 35. The method of forming a capacitor of claim 30 wherein the
2 plugging material, the node and the conductive material layer all
3 constitute the same material.
4

5 36. The method of forming a capacitor of claim 30 wherein the
6 second masking material comprises Si_3N_4 .
7

8 37. The method of forming a capacitor of claim 30 further
9 comprising after etching through the conductive material layer, etching
10 the spacer away.
11

12 38. The method of forming a capacitor of claim 30 comprising
13 etching the first masking layer away before etching through the
14 conductive layer material, and then further comprising:
15

16 providing a third masking layer over the spacer;

17 anisotropically etching the third masking layer to form a secondary
18 spacer laterally outward of the first stated spacer; and
19

20 using said spacers collectively as an etching mask during the
21 second and first layer etchings.
22

23 39. A capacitor produced according to the method of claim 30.
24

1 40. A method of forming a capacitor comprising the following
2 steps:

3 providing a node to which electrical connection to a first capacitor
4 plate is to be made;

5 after providing the node, providing a finned lower capacitor plate
6 in ohmic electrical connection with the node using no more than one
7 photomasking step; and

8 providing a capacitor dielectric layer and a conductive second
9 capacitor plate layer over the conductive layer.

10
11 41. The method of forming a capacitor of claim 40 wherein the
12 node comprises an outer surface of a pillar which projects from a
13 diffusion region provided in a bulk semiconductive substrate.

14
15 42. The method of forming a capacitor of claim 40 wherein the
16 finned lower capacitor plate constitutes the same material as that of the
17 node.

1 43. A capacitor construction comprising:

2 a stem; and

3 at least two laterally opposed fins interconnected with and
4 projecting laterally from the stem, the stem having a minimum width
5 which is less than the minimum capable photolithographic feature
6 dimension at the time of fabrication.

7
8 44. A pair of adjacent capacitors fabricated relative to a
9 semiconductor substrate, the adjacent capacitors having a minimum
10 lateral spacing from one another which is less than the minimum
11 capable photolithographic feature dimension at the time of fabrication.

12
13 45. The capacitors of claim 44 wherein each comprises:

14 a stem; and

15 at least two laterally opposed fins interconnected with and
16 projecting laterally from the stem, the stem having a minimum width
17 which is less than the minimum capable photolithographic feature
18 dimension at the time of fabrication.

1 ABSTRACT OF THE DISCLOSURE

2 A method of forming a capacitor includes, a) providing a node
3 to which electrical connection to a first capacitor plate is to be made;
4 b) then, providing a finned lower capacitor plate in ohmic electrical
5 connection with the node using no more than one photomasking step;
6 and c) providing a capacitor dielectric layer and a conductive second
7 capacitor plate layer over the conductive layer. Such is preferably
8 accomplished by, i) providing a layer of conductive material outwardly
9 of the node; ii) providing a first masking layer over the conductive
10 material layer; iii) etching a first opening into the first masking layer
11 over the node; iv) providing a second masking layer over the first
12 masking layer to a thickness which less than completely fills the first
13 opening; v) anisotropically etching the second masking layer to define
14 a spacer received laterally within the first opening and thereby defining
15 a second opening relative to the first masking layer which is smaller
16 than the first opening; vi) after said anisotropically etching, etching
17 unmasked first masking layer material away; vii) after said
18 anisotropically etching, etching through the conductive material layer to
19 extend the second opening to the node, the node and conductive layer
20 being electrically isolated from one another after the conductive material
21 layer etching; viii) plugging the extended second opening with an
22 electrically conductive plugging material, the plugging material electrically
23 interconnecting the node and conductive layer. Novel capacitor
24 constructions are also disclosed.

DECLARATION OF JOINT INVENTORS FOR PATENT APPLICATION

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: **Method Of Forming A Capacitor And A Capacitor Construction**, the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations §1.56.

PRIOR FOREIGN APPLICATIONS:

I hereby state that no applications for foreign patents or inventor's certificates have been filed prior to the date of execution of this declaration.

POWER OF ATTORNEY:

As a named Inventor, I hereby appoint the following attorneys and agent to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: Richard J. St. John, Reg. No. 19,363; David P. Roberts, Reg. No. 23,032; Randy A. Gregory, Reg. No. 30,386; Mark S. Matkin, Reg. No. 32,268; James L. Price, Reg. No. 27,376; Deepak Malhotra, Reg. No. 33,560; Mark W. Hendricksen,


1 Reg. No. 32,356; David G. Latwesen, Reg. No. 38,533; George G.
2 Grigel, Reg. No. 31,166; Keith D. Grzelak, Reg. No. 37,144; and
3 John S. Reid, Reg. No. 36,369.

4 Send correspondence to: WELLS, ST. JOHN, ROBERTS,
5 GREGORY & MATKIN P.S., 601 W. First Avenue, Suite 1300, Spokane,
6 WA 99204-0317. Direct telephone calls to: Mark S. Matkin,
7 (509) 624-4276.

8 I hereby declare that all statements made herein of my own
9 knowledge are true and that all statements made on information and
10 belief are believed to be true; and further that these statements were
11 made with the knowledge that willful false statements and the like so
12 made are punishable by fine or imprisonment, or both, under
13 Section 1001 of Title 18 of the United States Code and that such willful
14 false statement may jeopardize the validity of the application or any
15 patent issued therefrom.

16 * * * * *

17 Full name of inventor: Gurtej Sandhu

18 Inventor's Signature: 

19 Date: 12/22/95

20 Residence: Boise, Idaho

21 Citizenship: United Kingdom

22 Post Office Address: 2964 E. Parkriver Drive
23 Boise, ID 83706
24

* * * * *

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

Full name of inventor:

Pierre C. Fazan

Inventor's Signature:

Pierre C. Fazan

Date:

12/22/95

Residence:

Boise, Idaho

Citizenship:




Switzerland

Post Office Address:



2267 Illinois Avenue
Boise, ID 83706



2025-07-09 09:00:00

AS FILED




AS FILED







AS FILED



II II II II



II II II II






Fig. 1




Fig. 2

0888388 1070497

AS FILL








FIG. 10a

AS FILED



AS FILED



AS FILED




FIG. 22

2025 RELEASE UNDER E.O. 14176